



# SU4EA Block Diagram



### Remark

|                                       |              |                             |       |
|---------------------------------------|--------------|-----------------------------|-------|
| <b>PEGATRON</b>                       |              | <b>Title :</b> Option       |       |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |              |                             |       |
| <b>BGI-HW3 RD</b>                     |              | <b>Engineer:</b> James_Liao |       |
| Size                                  | Project Name |                             | Rev   |
| C                                     | SU4EA        |                             | 1.0   |
| Date: Monday, February 20, 2017       | Sheet        | 2                           | of 94 |





**HDMI HPD**

DDPB\_CTRLDATA  
DDPB\_CTRLCLK  
both pull-up deleted, HDMI side pull-up

DDPB\_CTRLDATA R0305 1 2 2.2KOhm  
DDPB\_CTRLCLK R0340 1 2 2.2KOhm



**eDP HPD**

EXT\_SC# R0307 1 2 10KOhm  
EXT\_SMI# R0308 1 2 10KOhm



**Figure 43-6. Connector Less Routing Topology**

## Memory bus\_DDR4



546765\_SKL\_MOW  
DDR4/3L Reset signal - DRAMRST  
It is recommended not to install any capacitor on DDR Reset signal (DRAMRST).

Symbol U0301 B

|        | interleaved(Symbol default)          | Non-interleaved                      |
|--------|--------------------------------------|--------------------------------------|
| BYTE 0 |                                      | ChannelA DQ[0..15]<br>DQS/DQS#[0,1]  |
| BYTE 1 |                                      |                                      |
| BYTE 2 |                                      | ChannelADQ[32..47]<br>DQS/DQS#[4,5]  |
| BYTE 3 | ChannelA DQ[0..63]<br>DQS/DQS#[0..7] |                                      |
| BYTE 4 |                                      | ChannelB DQ[0..15]<br>DQS/DQS#[0,1]  |
| BYTE 5 |                                      |                                      |
| BYTE 6 |                                      | ChannelB DQ[32..47]<br>DQS/DQS#[4,5] |
| BYTE 7 |                                      |                                      |


Symbol U0301 C

|        | interleaved(Symbol default)          | Non-interleaved                      |
|--------|--------------------------------------|--------------------------------------|
| BYTE 0 |                                      | ChannelA DQ[16..31]<br>DQS/DQS#[2,3] |
| BYTE 1 |                                      |                                      |
| BYTE 2 |                                      | ChannelADQ[48..63]<br>DQS/DQS#[6,7]  |
| BYTE 3 | ChannelB DQ[0..63]<br>DQS/DQS#[0..7] |                                      |
| BYTE 4 |                                      | ChannelB DQ[16..31]<br>DQS/DQS#[2,3] |
| BYTE 5 |                                      |                                      |
| BYTE 6 |                                      | ChannelB DQ[48..63]<br>DQS/DQS#[6,7] |
| BYTE 7 |                                      |                                      |

The schematic diagram illustrates a 48V power distribution system. A main power rail, labeled +V00RE, is connected to a series of 15 capacitors arranged in three rows. Each capacitor is represented by a green oval with a label and a value. The capacitors are connected in series between the main rail and a common ground rail. The capacitors are labeled as follows:

- Row 1: C0511 (1UF/6.3V), C0513 (1UF/6.3V), C0509 (1UF/6.3V), C0510 (1UF/6.3V), C0514 (1UF/6.3V), C0515 (1UF/6.3V)
- Row 2: C0518 (1UF/6.3V), C0519 (1UF/6.3V), C0530 (1UF/6.3V), C0543 (1UF/6.3V), C0522 (1UF/6.3V)
- Row 3: C0525 (1UF/6.3V), C0526 (1UF/6.3V), C0527 (1UF/6.3V), C0523 (1UF/6.3V), C0524 (1UF/6.3V), C0528 (1UF/6.3V), C0529 (1UF/6.3V)
- Row 4: C0544 (7UF/6.3V), C0545 (7UF/6.3V), C0542 (1UF/6.3V), C0547 (7UF/6.3V), C0548 (7UF/6.3V)


The capacitors are connected in series between the main rail and a common ground rail. The ground rail is connected to a common ground symbol. The capacitors are connected in series between the main rail and a common ground rail. The ground rail is connected to a common ground symbol.




R1.1 follow intel PDG



## CPU(5)\_+VDDQ/IO/SA







## CPU(6)\_CPU GND






09CPU(7)\_CFG/RSVD



| Name         | #5HCJ_KBL | Description                                                                                                                              |
|--------------|-----------|------------------------------------------------------------------------------------------------------------------------------------------|
| CFG0         | 1         | 1 = (Default) Normal Operation; No stall<br>0 = Stall                                                                                    |
| CFG1         | 1         | Reserved configuration lane                                                                                                              |
| CFG2         | 1         | PCI Express* Static x16 Lane Numbering Reversal<br>1 = Normal operation<br>0 = Lane numbers reversed                                     |
| CFG3         | 1         | Reserved configuration lane                                                                                                              |
| CFG4         | 0         | CFG[4]: eDP* enable:<br>1 = Disabled.<br>0 = Enabled                                                                                     |
| CFG5<br>CFG6 | 1         | CFG[6:5]: PCI Express* Bifurcation<br>00 = 1 x8, 2 x4 PCI Express*<br>01 = reserved<br>10 = 2 x8 PCI Express*<br>11 = 1 x16 PCI Express* |
| CFG7         | 1         | CFG[7]: PEG Training:<br>1 = (default) PEG Train immediately following<br>RESET# de assertion<br>0 = PEG Wait for BIOS for training.     |
| CFG[19:8]    | 1         | Reserved configuration lane                                                                                                              |

The CFG signals have a default value of '1' if not terminated on the board.


\*All processor lines.  
CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only  
and test point may be placed on the board for them



|                                       |                       |                              |            |
|---------------------------------------|-----------------------|------------------------------|------------|
| <b>PEGATRON</b>                       |                       | <b>Title :</b> Block Diagram |            |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |                       |                              |            |
| BG1-HW3 RD                            |                       | <b>Engineer:</b> James_Liao  |            |
| Size<br>A                             | Project Name<br>SU4EA |                              | Rev<br>1.0 |
| Date: Friday, March 10, 2017          |                       | Sheet 10 of 94               |            |



|         |                        |  |                |
|---------|------------------------|--|----------------|
| Title   |                        |  |                |
| <Title> |                        |  |                |
| Size    | Document Number        |  | Rev            |
| A       | SU4EA                  |  | <RevCode>      |
| Date:   | Friday, March 10, 2017 |  | Sheet 11 of 94 |



|       |                        |  |       |           |
|-------|------------------------|--|-------|-----------|
|       |                        |  |       | A         |
| Title |                        |  |       | <Title>   |
| Size  | Document Number        |  |       | Rev       |
| A     | SU4EA                  |  |       | <RevCode> |
| Date: | Friday, March 10, 2017 |  | Sheet | 12 of 94  |
|       | 2                      |  | 1     |           |


|                                                                                                                                                                                                                                                                                                                                                      |   |   |   |   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|---|---|---|
| 5                                                                                                                                                                                                                                                                                                                                                    | 4 | 3 | 2 | 1 |
| <div style="border: 1px solid black; width: 100%; height: 100%; position: relative;"> <div style="position: absolute; top: 0; right: 0; bottom: 0; left: 0; display: flex; flex-direction: column; align-items: center; justify-content: center;"> <div style="margin-bottom: 10px;">→</div> <div style="margin-bottom: 10px;">←</div> </div> </div> |   |   |   |   |
| A                                                                                                                                                                                                                                                                                                                                                    | B | C | D | E |

|                                                  |                          |  |                  |
|--------------------------------------------------|--------------------------|--|------------------|
|                                                  |                          |  |                  |
| Title <Title>                                    |                          |  |                  |
| Size<br>A                                        | Document Number<br>SU4EA |  | Rev<br><RevCode> |
| Date: Friday, March 10, 2017      Sheet 13 of 94 |                          |  |                  |

|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |   |   |   |   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|---|---|---|
| 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 4 | 3 | 2 | 1 |
| <div style="position: relative; width: 100%; height: 100%;"> <div style="position: absolute; top: 0; left: 0; right: 0; height: 20px; background-color: #f0f0f0;"></div> <div style="position: absolute; bottom: 0; left: 0; right: 0; height: 20px; background-color: #f0f0f0;"></div> <div style="position: absolute; left: 0; top: 0; bottom: 0; width: 20px; background-color: #f0f0f0; border-right: 1px solid black;"></div> <div style="position: absolute; right: 0; top: 0; bottom: 0; width: 20px; background-color: #f0f0f0; border-left: 1px solid black;"></div> </div> |   |   |   |   |
| D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |   |   |   | D |
| C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |   |   |   | C |
| B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |   |   |   | B |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |   |   |   | A |

|                              |                          |                  |
|------------------------------|--------------------------|------------------|
| Title                        |                          |                  |
| <Title>                      |                          |                  |
| Size<br>A                    | Document Number<br>SU4EA | Rev<br><RevCode> |
| Date: Friday, March 10, 2017 |                          | Sheet 14 of 94   |













|         |                        |                |
|---------|------------------------|----------------|
| Title   |                        |                |
| <Title> |                        |                |
| Size    | Document Number        | Rev            |
| A       | SU4EA                  | <RevCode>      |
| Date:   | Friday, March 10, 2017 | Sheet 18 of 94 |





**Function ID**

The diagram shows a circuit for Function ID. A 3V3US supply is connected to a network of four resistors: R2015 (10KOhm), R2017 (10KOhm), R2016 (10KOhm), and R2018 (10KOhm). The circuit is configured to output two signals, FN\_ID2 and FN\_ID1, which are connected to pins 1 and 2 of the J1 connector.



R2004 1 2 20KOhm SMBALERT#

R2003 1 2 2.2KOhm +3VSUS

R2006 1 2 20KOhm SML0ALERT#

R2005 1 2 4.7KOhm +3VSUS

R2008 1 2 20KOhm


R2007 1 2 4.7KOhm +3VSUS

BBS 21

SMBALERT# - Internal weak pull down 20k ohm  
 TLS Confidentiality  
 0 : Disable (default)  
 1 : Enable

SML0ALERT# - Internal weak pull down 20 kohm  
 0 : LPC EC (default)  
 1 : eSPI EC


BBS - Internal weak pull down 20k ohm  
 Boot BIOS Strap  
 0 : SPI destination (default)  
 1 : LPC destination








**MOW WW52**  
To enable Direct Connect Interface (DCI),  
a 150K pull up resistor will need to be added to PCHHOT#  
pin. This pin must be low during the rising edge of RSMRST#

Microsoft® Windows® 7 System WHCK Requirement – OEM platforms are required to include a supported OS debug interface, accessible by an enduser. This allows developers to help in driver debug. The supported Windows 7 debug interfaces are EHCI, 1394 port and COM port.

With skylake EHCI Removal, Potential Gap with Windows® 7 Kernel Debug and OS Installation – Mitigation Required




To implement UART for WIN7 WHCK requirement if need  
Please refer to Intel document #548689 - RVP5



|     | PCB_ID1<br>(GPP_C14) | PCB_ID0<br>(GPP_C13) |
|-----|----------------------|----------------------|
| R10 | 0                    | 0                    |
| R11 | 0                    | 1                    |
| R12 | 1                    | 0                    |
| R20 | 1                    | 1                    |


|                                                         | MEM_ID3<br>(GPP_C15) | MEM_ID2<br>(GPP_B17) | MEM_ID1<br>(GPP_B16) | MEM_ID0<br>(GPP_B15) |
|---------------------------------------------------------|----------------------|----------------------|----------------------|----------------------|
| HYNIX DDR4 2400 8Gb H5AN8G6NAFR-UHC 0315-01W60PB        | 0                    | 0                    | 0                    | 0                    |
| MI CRON DDR4 2400 4Gb MT40A256M16GE-083E:B 0315-01W80PB | 0                    | 0                    | 0                    | 1                    |
| MI CRON DDR4 2400 8Gb MT40A512M16Y-083E:B 0315-01W90PB  | 0                    | 0                    | 1                    | 0                    |
| SAMSUNG DDR4 2400 4Gb K4A4G165WE-BCRC 0315-01WV0PB      | 0                    | 0                    | 1                    | 1                    |
| HYNIX DDR4 2400 4Gb H5AN4G6NAFR-UHC 0315-01WM0PB        | 0                    | 1                    | 0                    | 0                    |
| SAMSUNG DDR4 2400 8Gb K4A8G165WB-BCRC 0315-01C80PB      | 0                    | 1                    | 0                    | 1                    |
| HYNIX DDR4 2133 4Gb H5AN4G6NAFR-TF 0315-01EK0PB         | 0                    | 1                    | 1                    | 0                    |
| MI CRON/MT40A1G16WBU-083E:B 0315-01YC0PB                | 0                    | 1                    | 1                    | 1                    |

R1.1 change setting




|     | BID_GPU | CPU_ID1 | CHA | CHB |
|-----|---------|---------|-----|-----|
| UMA | 0       | U22     | 0   |     |
| DIS | 1       | U42     | 1   |     |

R1.2 change setting




|         | eMMC_ID |
|---------|---------|
| disable | 0       |
| enable  | 1       |
|         | HDCP_ID |
| 14      | 0       |
| 22      | 1       |


PANEL ID



R1.1 remove GPU





Change To 2.2Kohm PU side  
Default PU +3V For S3 Resume by TP side



GSPID\_MOSI / GPP\_B18 - Internal weak pull down 20k ohm  
0 : Disable No Reboot mode(default)  
1 : Enable NO Reboot Enable mode  
Default is GPP\_B18 to reserve pull high to +3VSUS\_ORG

## PCH(3)\_HDA\_SDIO





20161220 R1.0 Kai  
P21 - P23 / P65  
Add SHB & G-sensor in MB

20161222 R1.0 Kai  
Add Touch panel (TPanel\_ON)


20161228 R1.0 Kai  
Add signal TPanel\_EN

## RF requirement



SPKR - Internal weak pull down  
0 : Disable TOP Swap mode (default)  
1 : Enable Top Swap Enable

Default is GPO, to reserve pull high to +3VSUS\_ORG






\* The signal has a weak internal Pull-down.

| Name    | PSHCJ_KBL | Description                                                                                                                                                                                               |
|---------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| GPP_B14 | 0         | 0 = Disable "Top Swap" mode. (Default)<br>1 = Enable "Top Swap" mode.                                                                                                                                     |
| GPP_B18 | 0         | 0 = Disable "No Reboot" mode. (Default)<br>1 = Enable "No Reboot" mode                                                                                                                                    |
| GPP_B22 | 0         | 0 = SPI (Default)<br>1 = LPC                                                                                                                                                                              |
| GPP_C5  | 0         | 0 = LPC Is selected for EC. (Default)<br>1 = eSPI Is selected for EC.                                                                                                                                     |
| HDA_SDO | 0         | 0 = Enable security measures defined in the Flash Descriptor. (Default)<br>1 = Disable Flash Descriptor Security (override).                                                                              |
| GPP_C2  | 0         | 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)<br>1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). |
| GPP_E19 | 0         | 0 = Port B is not detected. (Default)<br>1 = Port B is detected.                                                                                                                                          |
| GPP_E21 | 0         | 0 = Port C is not detected. (Default)<br>1 = Port C is detected.                                                                                                                                          |


From EDS\_Intel\_PCH(Skylake,UY\_RabyLake,UY)\_V011\_545659\_Rev2p0 Page.55-57






SRCCLKREQ# [5:0] (PDG v1.3 Page 835)

Any un-used, disabled, must be left as no connects at the PCH side on the platform.  
Any used, enabled, should connect to a PCIe\* connector pin or a device down ball with a 10K Ohm  $\pm 10\%$  external pull-up resistor to core rail.

2015.11.23  
R1.1



U0301K




## 26 PCH(7)\_POWER

**Table 10-5. SKL U / SKL Y PCH-LP  
VCCMPHY\_1p0 Icc Adder Per HSIO Lane**


| Icc (A) | Details             |
|---------|---------------------|
| 0.064   | All HSIO disabled.  |
| 0.154   | Each PCIe Gen3 Lane |
| 0.102   | Each PCIe Gen2 Lane |
| 0.132   | Each USB3 Port      |
| 0.099   | SSIC                |
| 0.044   | GbE Port            |
| 0.132   | Each SATA Gen3 Port |

PCIe Gen3 Lane X10  
USB3 Port X3  
All HSIO disabled (basic consumption)  
 $= 0.154 \times 10 + 0.132 \times 3 + 0.064$   
 $= 2 \text{ A}$







|         |                        |                |
|---------|------------------------|----------------|
| Title   |                        |                |
| <Title> |                        |                |
| Size    | Document Number        | Rev            |
| A       | SU4EA                  | <RevCode>      |
| Date:   | Friday, March 10, 2017 | Sheet 27 of 94 |



15WW06 MOW Pull-up Resistors on SPI\_IO2 and SPI\_IO3 are no longer needed




| SPI ROM size   |              |      |
|----------------|--------------|------|
| T-pad function | P/N          | Size |
| NON-POA *      | 05V000000025 | 8M   |
| POA            | 05V000000031 | 16M  |



PCH SMBus

EC GPU




PCH






|                        |                 |       |           |
|------------------------|-----------------|-------|-----------|
| Title                  |                 |       |           |
| <Title>                |                 |       |           |
| Size                   | Document Number |       | Rev       |
| A                      | SU4EA           |       | <RevCode> |
| Date:                  |                 | Sheet | 29 of 94  |
| Friday, March 10, 2017 |                 | 2     | 1         |





# 32 RST\_Reset Circuit








|         |                        |  |                |
|---------|------------------------|--|----------------|
| Title   |                        |  |                |
| <Title> |                        |  |                |
| Size    | Document Number        |  | Rev            |
| A       | SU4EA                  |  | <RevCode>      |
| Date:   | Friday, March 10, 2017 |  | Sheet 33 of 94 |



|         |                        |                |
|---------|------------------------|----------------|
| Title   |                        |                |
| <Title> |                        |                |
| Size    | Document Number        | Rev            |
| A       | SU4EA                  | <RevCode>      |
| Date:   | Friday, March 10, 2017 | Sheet 34 of 94 |





36 MIC2\_VREF0

36 RING2\_SLEEVE

36 AC\_HP\_R

36 AC\_HP\_L

36 LINE1\_R

36 LINE1\_L

36 LINE1\_VREF0\_L

36 LINE1\_VREF0\_R

R3702 2.2KOhm

R3701 2.2KOhm

R3707 1 4.7KOhm


R3708 1 4.7KOhm

C3702


C3701

ADXL345



C3701/C3702 Close To Codec



20161227 R1.0 Kai  
Change D3703 / D3705 to VX




20161230 R1.1 Kai  
EMI request  
change 0-ohm to bead



Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-  
Speaker 4 ohm : 40mil

## RC Filter Close To Codec For EMI Solution





|         |                 |       |           |
|---------|-----------------|-------|-----------|
| Title   |                 |       |           |
| <Title> |                 |       |           |
| Size    | Document Number |       | Rev       |
| A       | SU4EA           |       | <RevCode> |
| Date:   |                 | Sheet | 38 of 94  |
| 2       |                 | 1     |           |




|         |                        |  |                |
|---------|------------------------|--|----------------|
| Title   |                        |  |                |
| <Title> |                        |  |                |
| Size    | Document Number        |  | Rev            |
| A       | SU4EA                  |  | <RevCode>      |
| Date:   | Friday, March 10, 2017 |  | Sheet 39 of 94 |



|         |                 |                        |                |
|---------|-----------------|------------------------|----------------|
| Title   |                 |                        |                |
| <Title> |                 |                        |                |
| Size    | Document Number |                        | Rev            |
| A       | SU4EA           |                        | <RevCode>      |
| Date:   |                 | Friday, March 10, 2017 | Sheet 40 of 94 |




# USB3.1 Type C TPS25810










Need sufficient bypass capacitor  
(with sufficiently low ESR) to handle voltage droop.  
Reference schematic use 120uF.

20170105 R1.0 Kai  
RF request  
correct location / mount parts / change parts



FAULTb pin is an open drain output that assert (active low) when device OUT current exceeds its programmed value and/or over temperature threshold is crossed.



| A1  | A2   | A3   | A4   | A5  | A6 | A7 | A8   | A9   | A10  | A11  | A12 |
|-----|------|------|------|-----|----|----|------|------|------|------|-----|
| GND | TX1+ | TX1- | Vbus | CC1 | D+ | D- | SBU1 | Vbus | RX2- | RX2+ | GND |
| B12 | B11  | B10  | B9   | B8  | B7 | B6 | B5   | B4   | B3   | B2   | B1  |

USB3 Connector (Diff. Z = 85 ohm)

PEGATRON Title: USB3.1 TPS25810  
PEGATRON PROPRIETARY AND CONFIDENTIAL  
S01-N04 Engineer: James Liao

Size: Custom Project Name: SU4EA Rev: 1.0  
Date: Friday, March 17, 2017 Sheet: 41 of 94




|       |                 |                        |  |                |
|-------|-----------------|------------------------|--|----------------|
|       |                 |                        |  | A              |
| Title |                 |                        |  | <Title>        |
| Size  | Document Number |                        |  | Rev            |
| A     | SU4EA           |                        |  | <RevCode>      |
| Date: |                 | Friday, March 10, 2017 |  | Sheet 42 of 94 |



|         |                        |  |                |
|---------|------------------------|--|----------------|
| Title   |                        |  |                |
| <Title> |                        |  |                |
| Size    | Document Number        |  | Rev            |
| A       | SU4EA                  |  | <RevCode>      |
| Date:   | Friday, March 10, 2017 |  | Sheet 43 of 94 |

DEBUG CONN




**PEGATRON** Title : **DEBUG CONN.**

PEGATRON PROPRIETARY AND CONFIDENTIAL  
BG1-HW3 RD Engineer: **James\_Liao**


| Size | Project Name | Rev |
|------|--------------|-----|
| B    | <b>SU4EA</b> | 1.0 |

Date: **Friday, March 10, 2017** Sheet **44** of **94**



## CPU




## 23




## Intel Solution

23  
23


20161222 R1.0 Kai  
Add Touch panel / DMIC



## CPU 3




## AC\_INV



NOTE :

Entire trace of Panel\_VCC & LCD\_VCC should be wider than 80-mil

3 EDP\_TXN1 ☐




20161227 R1.0 Kai  
Reserve for USB touch panel  
CON4501.8 / CON4501.9 / CON4502.18 / CON4502.19  
Add for i2C touch panel  
CON4502.4 / CON4502.15

## 20161228 R1.0 Kai


Recover CON4501 pin-define  
Modify CON4502.1 – CON4502.10

- Remove TP\_LID\_SW# circuit
- Remove DM1C power
- Change TPanel power from +5VS to +3VS

PCH



## TPa










|                        |                 |       |           |
|------------------------|-----------------|-------|-----------|
| Title                  |                 |       |           |
| <Title>                |                 |       |           |
| Size                   | Document Number |       | Rev       |
| A                      | SU4EA           |       | <RevCode> |
| Date:                  |                 | Sheet | 46 of 94  |
| Friday, March 10, 2017 |                 | 2     | 1         |





|         |                        |                |
|---------|------------------------|----------------|
| Title   |                        |                |
| <Title> |                        |                |
| Size    | Document Number        | Rev            |
| A       | SU4EA                  | <RevCode>      |
| Date:   | Friday, March 10, 2017 | Sheet 47 of 94 |

20170107 R12  
EMI request

Output pre-emphasis setting; Internal pull down at ~150k $\Omega$ , 3.3V I/O.  
L: no pre-emphasis  
H: 2.5dB pre-emphasis

Receiver equalization setting; Internal pull down at ~150k $\Omega$ , 3.3V I/O.  
L: programmable EQ for channel loss up to 12.4dB @ 3Gbps  
H: programmable EQ for channel loss up to 4.3dB @ 3Gbps  
M: programmable EQ for channel loss up to 8.6dB @ 3Gbps

DC coupling enable; Internal pull down at ~150k $\Omega$ , 3.3V I/O.  
L: default, AC coupling input  
H: DC coupling input



-Variant Name-

Title : HDMI-4K2K

Project Name : SU4EA


Engineer: James Liao

Date: Friday, March 10, 2017

Sheet: 48 of 84

Rev: 1.0






| U90191 |       |        |
|--------|-------|--------|
| A1     |       | H12    |
| A10    | NC.2  | NC.54  |
| A11    | NC.3  | NC.55  |
| A12    | NC.4  | H13    |
| A13    | NC.5  | NC.57  |
| A14    | NC.58 | H1     |
| A2     | NC.6  | H12    |
| A5     | NC.60 | H13    |
| A9     | NC.8  | NC.61  |
| A14    | NC.8  | H14    |
| B1     | NC.9  | NC.62  |
| B10    | NC.10 | NC.63  |
| B11    | NC.11 | J2     |
| B12    | NC.12 | NC.65  |
| B13    | NC.13 | NC.66  |
| B14    | NC.14 | NC.67  |
| B15    | NC.15 | K2     |
| B6     | NC.16 | K3     |
| B9     | NC.17 | NC.70  |
| C1     | NC.18 | NC.71  |
| C10    | NC.19 | L1     |
| C11    | NC.20 | NC.73  |
| C12    | NC.21 | NC.74  |
| C13    | NC.22 | NC.75  |
| C14    | NC.23 | NC.76  |
| C7     | NC.24 | M1     |
| C7     | NC.25 | NC.78  |
| C8     | NC.27 | M10    |
| C9     | NC.28 | NC.80  |
| D1     | NC.29 | M13    |
| D12    | NC.30 | M2     |
| D13    | NC.31 | NC.83  |
| D14    | NC.32 | NC.84  |
| D2     | NC.33 | M7     |
| D3     | NC.34 | NC.86  |
| E1     | NC.35 | NC.87  |
| E12    | NC.36 | NC.88  |
| E13    | NC.37 | NC.89  |
| E14    | NC.38 | N10    |
| E2     | NC.39 | N13    |
| E3     | NC.40 | NC.91  |
| F1     | NC.41 | NC.93  |
| F12    | NC.42 | N3     |
| F13    | NC.43 | NC.95  |
| F14    | NC.44 | NC.96  |
| F2     | NC.45 | NC.97  |
| F3     | NC.46 | NC.98  |
| G1     | NC.47 | NC.99  |
| G12    | NC.50 | NC.100 |
| G13    | NC.49 | NC.101 |
| G14    | NC.50 | NC.102 |
| G2     | NC.51 | NC.103 |
| H1     | NC.52 | NC.104 |
|        | NC.53 | NC.105 |

THGBMGG9T4LBAIR  
05V000000095  
/eMMC


R1.1 follow  
Vender spec

R1.1 49K to 20K  
follow intel PDG




# 50 Thermal\_Fan


## G709 Thermal Sensor



## PWM FAN



51  
SSD1



| SSD type detection |             |          |
|--------------------|-------------|----------|
| Interface          | Device side | PCH side |
| PCIe               | Hi-z        | H        |
| SATA               | L           | L        |
| NO SSD             | Hi-z        | H        |

PCIe\_M.2 Electromechanical Spec\_Rev\_0.9-3\_07312013\_R5\_Clean

Table 46. Socket 2 Module Configuration Table

| Module Configuration Decodes |                   |                   |                  | Module Type and Main Host Interface <sup>3</sup> | Port Configuration <sup>2</sup> |
|------------------------------|-------------------|-------------------|------------------|--------------------------------------------------|---------------------------------|
| CONFIG_0 (Pin 21)            | CONFIG_1 (Pin 69) | CONFIG_2 (Pin 75) | CONFIG_3 (Pin 1) |                                                  |                                 |
| 0                            | 0                 | 0                 | 0                | SSD - SATA                                       | N/A                             |
| 0                            | 1                 | 0                 | 0                | SSD - PCIe                                       | N/A                             |


36.3.2.3 PEDET Guidelines

PEDET is the interface detect used by PCH to determine the communication protocol that the M.2 card uses; PCIe\* signaling (high) or SATA signaling (low) in conjunction with a platform located pull-up resistor.



Figure 36-6. PEDET Circuitry Example



For Skylake platforms, need to implement the polarity inversion on the board using a NOT gate IC so that PCH will correctly interpret the interface detect signaling from the H.2 device.



RF requirement






Reserve for reversal.  
If BIOS can set reversal, unmount these parts.


SSD2

52 USB3.0

EMI 2016/03/17






PLACE ESD Diodes near USB Connector




U5201 Close To CON5204

USB 3.0 ports x 1 with Sleep & Charge Left\_Down

| Device        | Pega No.     | VX No.                 |
|---------------|--------------|------------------------|
| SLGC55544CVTR | 0629-007J000 | 06V290000089 (Default) |




PLACE ESD Diodes near USB Connector



U5202 Close To CON5202


| System Global | TP52544                                                   | CTL1 | CTL2 | CTL3 | ILIM_SEL | Current Limit Setting |
|---------------|-----------------------------------------------------------|------|------|------|----------|-----------------------|
| Power State   | Charging Mode                                             |      |      |      |          |                       |
| 50            | SDP (Standard Downstream)                                 | 1    | 1    | 0    | 1 or 0   | ILIM_HI / ILIM_LO     |
| 50            | SDP, no discharge to / from CDP                           | 1    | 1    | 1    | 0        | ILIM_LO               |
| 50            | CDP, if a BC1.2 primary detection occurs                  | 1    | 1    | 1    | 1        | ILIM_HI               |
| 53/54/55      | Auto mode, no mouse wake                                  | 0    | 0    | 1    | 0        | ILIM_HI               |
| 53            | Dedicated Charging Port Auto mode, keyboard/mouse wake up | 0    | 1    | 1    | X        | ILIM_HI               |
| 53            | SDP, keyboard/mouse wake-up                               | 0    | 1    | 0    | 1 or 0   | ILIM_HI / ILIM_LO     |

# 53\_PCIE\_WLAN\_BT







## +3V\_WLAN\_WP1 bypass capacitor:


Place 0.1uF near pin 2,4  
Place 10uF near +3V\_WLAN\_WP1 source side.




Place 0.1uF near pin 72,74.  
Place 10uF near +3V\_WLAN\_WP1 source side.



## EMI Solution



## IOAC Control Schematic





|         |                        |  |                |
|---------|------------------------|--|----------------|
| Title   |                        |  |                |
| <Title> |                        |  |                |
| Size    | Document Number        |  | Rev            |
| A       | SU4EA                  |  | <RevCode>      |
| Date:   | Friday, March 10, 2017 |  | Sheet 54 of 94 |



D

D

C

C

B

B

A


A

|         |                        |
|---------|------------------------|
| Title   |                        |
| <Title> |                        |
| Size    | Document Number        |
| A       | SU4EA                  |
| Date:   | Friday, March 10, 2017 |
| Sheet   | 55 of 94               |


Rev  
<RevCode>

PCIE Re-driver

C




D



For project vendor suggest

| Eq1 / Eq2 | Channel 1 / Channel 2 |
|-----------|-----------------------|
| NC        | 0 dB (Default)        |
| H         | 1 dB                  |
| L         | 14 dB                 |


Internally biased to VCC / 2 with >200-Ohm pullup or: unldown.  
When 3-state pins are left as NC, board leakage at the pin pad must be <1 pA; otherwise, drive to VCC / 2 to assert mid-level.




!!-R5602 Using TT's new source, imported by PN substitution,  
R12 should use right way to import when VX and symbol application is done

| De-Emphasis setting | Channel 1 / Channel 2 |
|---------------------|-----------------------|
| NC                  | -4 dB (Default)       |
| H                   | 0 dB                  |
| L                   | -2 dB                 |


Internally biased to VCC / 2 with >200-Ohm pullup or: unldown.  
When 3-state pins are left as NC, board leakage at the pin pad must be <1 pA; otherwise, drive to VCC / 2 to assert mid-level.



| De-Emphasis width control | Channel 1 / Channel 2                      |
|---------------------------|--------------------------------------------|
| H                         | De-emphasis pulse duration: Long (Default) |
| L                         | De-emphasis pulse duration: Short          |




| Device enable | Device                   |
|---------------|--------------------------|
| H             | Device enabled (Default) |
| L             | Device in standby mode   |





## Discharge Circuit



R1.1 remove GPU




|         |                        |                |
|---------|------------------------|----------------|
| Title   |                        |                |
| <Title> |                        |                |
| Size    | Document Number        | Rev            |
| A       | SU4EA                  | <RevCode>      |
| Date:   | Friday, March 10, 2017 | Sheet 58 of 94 |




# 60 DC\_BAT\_CONN



## DC Jack WTB CONN



## Battery Connector







## Update for EMI 20161104






|       |                 |                        |  |                |
|-------|-----------------|------------------------|--|----------------|
|       |                 |                        |  | A              |
| Title |                 |                        |  | <Title>        |
| Size  | Document Number |                        |  | Rev            |
| A     | SU4EA           |                        |  | <RevCode>      |
| Date: |                 | Friday, March 10, 2017 |  | Sheet 61 of 94 |





# 64 DB CONN





DB Connector Pin Define(MB Side)

|    |               |
|----|---------------|
| 1  | +5VSUS        |
| 2  | +5VSUS        |
| 3  | +5VSUS        |
| 4  | +5VSUS        |
| 5  | +5VA          |
| 6  | USB_EN        |
| 7  | USB_OC        |
| 8  | GND_IO        |
| 9  | USB_PP1_20    |
| 10 | USB_PN1_20    |
| 11 | GND_IO        |
| 12 | USB_PP2_20    |
| 13 | USB_PN2_20    |
| 14 | GND_IO        |
| 15 | GND_IO        |
| 16 | GND_IO        |
| 17 | GND_IO        |
| 18 | GND_IO        |
| 19 | CHG_ORG_LED#  |
| 20 | CHG_BLUE_LED# |
| 21 | PWR_BLUE_LED# |
| 22 | PWR_ORG_LED#  |
| 23 | +3VS          |
| 24 | +3VS          |

R1.1 EMI 需求

Update for EMI 20161104



**PEGATRON** Title : IO Board










Size B Project Name SU4EA

Date: Friday, March 10, 2017


Sheet 64 of 94

Rev 1.0







## 66 IO Board Card Reader




**POWER LED**





**Charger LED**





**POWER LED**




### ***Charger LED***



## USB 2.0




## LID Switch 15 inch



68 ME Hole


靠近M.2 CONN




鎖IOPORT SHIELDING螺絲孔





2.5X3.0 橢圓孔




CPU NUT



Main shielding 定位孔




2.5 圓孔



Audio Jack下孔




斷熱孔



20161228 R1.0 Kai  
Remove H6856  
Connect H6857 to GND  
Remove clip x1 (CON6825)


主板PTH孔




Main Shielding NUT




Clip



# 69 Finger printer








|                                       |              |                      |          |
|---------------------------------------|--------------|----------------------|----------|
| <b>PEGATRON</b>                       |              | Title : GPU-DISPLAY  |          |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |              |                      |          |
|                                       |              | Engineer: James_Liao |          |
| Size                                  | Project Name |                      | Rev      |
| Custom                                | SU4EA        |                      | 1.0      |
| Date: Friday, March 10, 2017          |              | Sheet                | 71 of 84 |






















|                                       |                              |                             |              |
|---------------------------------------|------------------------------|-----------------------------|--------------|
| <b>PEGATRON</b>                       |                              | <b>Title</b> CPU-POWER FLOW |              |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |                              |                             |              |
| <b>Engineer:</b> James_Liao           |                              |                             |              |
| <b>Size</b><br>C                      | <b>Project Name</b><br>SU4EA | <b>Rev</b><br>1.0           |              |
| <b>Date:</b> Friday, March 10, 2017   |                              | <b>Sheet</b> 79             | <b>of</b> 84 |





## 5V0 & 3V0 POWER SUPPLY



**U8200 APW8713EQBI-TRG**


**Output Voltages and Resistor Values:**

| Output Voltage | R1    | R2    |
|----------------|-------|-------|
| 1.008V         | 5.10K | 19.6K |
| 1.009V         | 5.23K | 20K   |
| 1.359V         | 13.7K | 19.6K |
| 1.360V         | 14K   | 20K   |
| 1.512V         | 17.8K | 20K   |
| 1.510V         | 17.4K | 19.6K |


**PEGATRON** Title : **P82\_+1.0VSUS & +2.5V**  
PEGATRON PROPRIETARY AND CONFIDENTIAL

Date: Friday, March 10, 2017 Sheet 82 of 94

# DDR & VTT POWER SUPPLY




# 1.8VSUS POWER SUPPLY



<Variant Name>

|                                       |                              |                              |            |
|---------------------------------------|------------------------------|------------------------------|------------|
| <b>PEGATRON</b>                       |                              | <b>Title : POWER_1.8VSUS</b> |            |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |                              |                              |            |
|                                       |                              | <b>Engineer: James_Liao</b>  |            |
| Size<br>Custom                        | Project Name<br><b>SU4EA</b> |                              | Rev<br>1.1 |
| Date: Friday, March 10, 2017          |                              | Sheet 84 of 94               |            |

## 2.5V POWER SUPPLY



```
+2.5V0
MAX current    :0.4A
PWR Cap.       :22uF
Total Cap.     :22uF
```

<Variant Name>

**PEGATRON** Title : **POWER\_+2.5V**  
PEGATRON PROPRIETARY AND CONFIDENTIAL

**Engineer:** James\_Liao

|                |                              |            |
|----------------|------------------------------|------------|
| Size<br>Custom | Project Name<br><b>SU4EA</b> | Rev<br>1.1 |
|----------------|------------------------------|------------|

Date: Friday, March 10, 2017 Sheet 85 of 94




|         |                        |  |                |
|---------|------------------------|--|----------------|
| Title   |                        |  |                |
| <Title> |                        |  |                |
| Size    | Document Number        |  | Rev            |
| A       | SU4EA                  |  | <RevCode>      |
| Date:   | Friday, March 10, 2017 |  | Sheet 86 of 94 |



|         |                 |       |           |
|---------|-----------------|-------|-----------|
| Title   |                 |       |           |
| <Title> |                 |       |           |
| Size    | Document Number |       | Rev       |
| A       | SU4EA           |       | <RevCode> |
| Date:   |                 | Sheet | 87 of 94  |
| 2       |                 | 1     |           |

## BATTERY CHARGER



PROCHOT SET

2016.2.25 +5VO, +-5%

45W adaptor (110%):  $I_{out}=20*0.01*2.6=0.52V$   
R8823=11.8K;  $T_{yp}=0.528V$ ,  $Max=0.553V$ ,  $Min=0.503V$

45W adaptor 要上件






|                              |                          |                  |
|------------------------------|--------------------------|------------------|
| Title                        |                          |                  |
| <Title>                      |                          |                  |
| Size<br>A                    | Document Number<br>SU4EA | Rev<br><RevCode> |
| Date: Friday, March 10, 2017 |                          | Sheet 89 of 94   |



|                        |                 |       |           |
|------------------------|-----------------|-------|-----------|
| Title                  |                 |       |           |
| <Title>                |                 |       |           |
| Size                   | Document Number |       | Rev       |
| A                      | SU4EA           |       | <RevCode> |
| Date:                  |                 | Sheet | 90 of 94  |
| Friday, March 10, 2017 |                 | 2     | 1         |

# SUSB#\_PWR POWER SUSC#\_PWR POWER




<Variant Name>

**PEGATRON** Title : POWER\_LOAD\_SWITCH  
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: James\_Liao

| Size                         | Project Name   | Rev |
|------------------------------|----------------|-----|
| Custom                       | SU4EA          | 1.1 |
| Date: Friday, March 10, 2017 | Sheet 91 of 94 |     |

# POWER GOOD DETECTOR



<Variant Name>




**PEGATRON** Title : POWER\_PROTECT  
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: James\_Liao


Size Custom Project Name SU4EA Rev 1.1

Date: Friday, March 10, 2017


Sheet 92 of 94



## FOR POWER TEST



## BATTERY IN DETECT




<Variant Name>

**PEGATRON** Title : **POWER\_SIGNAL**  
PEGATRON PROPRIETARY AND CONFIDENTIAL  
Engineer: **James\_Liao**

Size Custom Project Name **SU4EA** Rev 1.1

Date: Friday, March 10, 2017 Sheet 93 of 94



<Variant Name>